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I. INTRODUCTION
After Long Shutdown 2 (LS2) of the accelerator complex
at CERN, the Large Hadron Collider (LHC) will restart for
Run3 with an increased luminosity, ∼2.5 × 1034 cm−2s−1.
The ATLAS experiment [1] has planned a detector upgrade
for the Phase-I period (from 2019 to 2023) to address the new
challenging accelerator machine conditions and to maintain
the sensitivity to electroweak physics without being affected
by the increased number of pile-up events. This contribution
describes the jFEX part of the upgrade of the ATLAS Level-1
Calorimeter Trigger System [2]. This upgrade consists of three
new Feature Extractor (FEX) systems (electron FEX (eFEX)
[3], jet FEX (jFEX) and global FEX (gFEX) [4]) which
differ in the physics objects used for the trigger selection and
process digitised data from the calorimeters distributed by a
new optical plant (FOX). At the start of LHC Run 3, during
the commissioning of these new systems, the current legacy
system will initially run in parallel before later being retired
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II. JFEX REQUIREMENTS AND FEATURES
The jFEX board will identify jet and tau candidates and
calculate the transverse energy sum, ΣET , and the missing
transverse energy, EmissT . It will receive data from the central
and forward calorimeter with various granularities over the η
range of ± 4.9. The input bandwidth has been maximised
so that the jFEX can exploit the calorimeter information
at a granularity of 0.1 × 0.1 in η × φ whilst maintaining
the capability of large area jet clustering. Several algorithms
for the jet identification will run on the jFEX, with the
current baseline algorithm being the ”Sliding window”, which
identifies the local maximum and for each local maximum
sums the surrounding cells in a round window of R=0.4.
The jFEX functionalities are shown in a block diagram in
Fig. 1. The digitised calorimeter data are fed into the jFEX
through the Fibre Optical Plant (FOX) and then received on
the board through the opto-electrical devices, miniPODs [5].
Each module has four FPGAs: each FPGA covers an area
of 2.4 × 3.2 in η × φ, with the core area of 0.8 × 1.6.
The module covers the whole ring in φ with overlapping
1From ATL-DAQ-PROC-2018-004. Published with permission by CERN.
Fig. 1. jFEX block diagram. The sketch shows the functionality of one of the
four FPGAs and on bottom left the functionalities of the extension mezzanine.
Data and module monitoring are performed through the connection to the
HUB and the ROD via backplane.
regions between processors in η and φ duplicated on board
using PMA loopback. The results of jet identification and tau
algorithms and the calculation of transverse energy sum and
missing transverse energy are sent to the Level-1 Topological
Processor board [6] as Trigger Objects (TOBs).
The board control is located on a mezzanine to allow
flexibility in upgrading control functions and components
without affecting the main board. This design choice guar-
antees smooth and reliable board operation and compatibility
with the surrounding trigger system for the next twenty years
of data taking.
The data readout checks and external communications are
performed via the ROD [2] and the HUB [2].
A. jFEX design challenges
The FPGA choice was driven by the high input band-
width and large processing power required for the complex
algorithms that will be implemented. The Xilinx Ultrascale+
XCUV9P-2FLGA2577 device [8] meets the requirement of
large number of Multi Gigabit Transceivers (MGT) and of
the processing power. This device has 120 MGTs, capable to
handle up to 3.6 Tb/s input bandwidth. The jFEX board hosts
four Xilinx Ultrascale+ and twenty-four miniPODs, twenty
receivers and four transmitters. The jFEX board is an ATCA-
based [7] board therefore the routing space available is quite
limited taking into account all the components on it.
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The challenges faced during the design of the board are
summarised below:
• signal integrity
• FPGA power consumption
• FPGA power dissipation
III. JFEX PROTOTYPE
The first jFEX prototype was delivered at the end of 2016
and it was equipped with one Xilinx Ultrascale, XCUV190-
2FLGA2577 (pin compatible with the Xilinx Ultrascale+
XCUV9P-2FLGA2577) and the six closest opto-electrical
devices. The final jFEX prototype, see Fig. 2 was delivered
in November 2017. It is fully equipped with four Xilinx
Ultrascale+ XCUV9P-2FLGA2577.
The prototype characterisation was performed in two differ-
ent test campaigns: at Mainz University and in the integrated
test at CERN.
Fig. 2. Picture of the final jFEX prototype.
IV. TEST RESULTS
Once the final prototype board was received, basic tests
were immediately performed at the Mainz University Lab-
oratory. A first validation of all the optical and electrical
links was done. In February 2018, a full board validation
has been performed at the integrated test at CERN where the
measurement conditions are very close to the final ones.
To exercise all the jFEX inputs two FEX Test Modules
(FTM) [2] were used and the readout links were also verified
using the HUB+ROD modules.
Fig. 3 shows the open areas of the eye diagrams for the
duplicated data links taken by Xilinx IBERT IPCore. PRBS31
data was sent on optical fibres from FTM (48 links) and from
a jFEX transmitter (10 links) to a first jFEX processor, where
it was duplicated inside the MGTs (far-end PMA loopback),
and sent electrically to a second processor, where the eye
Fig. 3. Open Area of Eye Diagram of all the jFEX input links duplicated
via PMA loopback for the four processors. On the x axis the number of the
channels per processor are reported while on the y axes the area of the eye
diagram in a.u..
Fig. 4. jFEX Algorithm Block Diagram.
diagrams were measured. In this measurement all input links
were running concurrently and a Bit Error Rate (BER) of
10−15 was reached.
A dedicated test to assess the quality of the clock on board
was performed. A spectrum analyser was used for the clock
jitter measurement as the Ultrascale+ clock jitter is specified
in the frequency domain.
The proper thermal behaviour of the regulators and of the
FPGAs was checked by monitoring them in several conditions
of FPGA load and with thermal camera measurements.
V. FIRMWARE
The jFEX will identify jets, taus and global variable with a
full calorimeter coverage (| η |< 4.9). The baseline algorithms
shown in Fig. 4 are already implemented (a preliminary one
in the forward region)and the FPGA resource usage are 18%
LUT in the central region and 47% in the forward region. The
forward region, namely for 3.1 <| η |<4.9, has an irregular
mapping in (η, φ) therefore more FPGA resources are needed.
The output of the algorithms are sorted internally on the
FPGA before being sent to L1Topo.
VI. CONCLUSIONS
The jFEX system is part of the Phase-I upgrade to the
ATLAS Level-1 Calorimeter Trigger. The jFEX final prototype
has been extensively tested and validated during two test
campaigns at Mainz and CERN. The jFEX processes the
data in real-time and without any buffering within a latency
budget of <390 ns with fixed MGTs latency including the data
duplication on board via PMA loopback.
The jFEX pre-production is imminent and the full produc-
tion will be completed at the end of the current year. The jFEX
system will be installed and commissioned within the ATLAS
detector during LS2 before the restart of the LHC for Run 3.
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